2016 | 2015 | 2014 | 2013 | 2012 | 2011 | 2010 | 2009 | 2008 | 2007 | 2006 | 2005

Keynote & invited speakers

Michael Wong

wong

VP Research and Development, Codeplay Software


Michael Wong is the Vice President of Research and Development at Codeplay Software, Director and VP of ISOCPP.org, a senior member of the C++ Standards Committee with 15 years of experience and Vice-Chair of Programming Languages for Canada’s Standard Council. He is the Head of Delegation for Canada to the C++ Standard Committee and the past CEO of OpenMP. Previously Michael was the Senior Technical Strategy Architect for IBM compilers.

Michael chairs the WG21 SG5 Transactional Memory and SG14 Games Development/Low Latency/Financials, and is the co-author of a number of C++/OpenMP/Transactional Memory features including generalized attributes, user-defined literals, inheriting constructors, weakly ordered memory models, and explicit conversion operators. He has published numerous research papers and is the author of a book on C++11, and he is the current Editor for the Concurrency TS and the Transactional Memory TS.

Michael has been invited to speak and deliver keynotes at many conferences, universities, companies and research institutions including ACCU, C++Now, Meeting C++, ADC++, CASCON, Bloomberg, Activision/Blizzard, and CERN.

 

Massive Parallel Dispatch for Heterogeneous Computing in C++

 

Master-class: Heterogeneous Programming using ComputeCPP, C++17 Parallel STL and C++ Concurrency

October 30, 2016

In English with translation to Russian
Requires separate registration

The Khronos™ Group maintains the OpenCL™ and SYCL™ standards, both designed to offer dispatch using C and C++ to heterogeneous devices such as GPUs, integrated CPUs, DSPs and even FPGAs. The C++ Standard is also building towards similar support starting with the C++17 Parallel and Concurrency Technical Specifications. This will enable a single high-level performance-portable programming standard for programming autonomous vehicles, computer vision, and neural networks.

This workshop will demonstrate how to write parallel SYCL code and how to use the Khronos Group’s experimental Parallel STL implementation. There will also be lectures that describe SYCL and OpenCL as well as C++ 17’s Parallel STL, and emerging specifications from the C++17 Concurrency TS like std::future.

Attendees are expected to have programming experience with C++ and a laptop. The suitable software will be provided on USB-sticks.

Gold

Deutsche Bank Technology CentreJetBrainsSAP

Silver

First Line SoftwareEMC

Embedded

Auriga

Sponsors

T-SystemsKaspersky Lab

Main partners

RUSSOFTAP KITSECON

In cooperation

Association for Computing MachineryACM Special Interest Group on Software Engineering

Technical partners

Hosting-CenterSoftInvent7pap StudioPrint Salon

With support of

RAEC

Organizers

Software Russiai-Help
Share:

25 days to
the conference

Special prices for the hotels and visa support are offered to the conference guests.

Tweets about #ceesecr OR #cee-secr OR #cee-secr2016 OR #ceesecr2016 OR @cee-secr